# Porting VASP to GPU using OpenACC: exploiting the asynchronous execution model

#### <u>Martijn Marsman</u>, Stefan Maintz, Alexey Romanenko, Markus Wetzstein, and Georg Kresse

OpenACC Annual Meeting, Aug. 31st 2020





#### The Vienna Ab-initio Simulation Package: VASP

Electronic structure from first principles:

 $H\psi = E\psi$ 

- Approximations:
  - Density Functional Theory (DFT)
  - Hartree-Fock/DFT-HF hybrid functionals
  - Random-Phase-Approximation (GW, ACFDT)
- 3500+ licensed academic and industrial groups world wide.
- 10k+ publications in 2015 (Google Scholar), and rising.
- Developed in the group of Prof. G. Kresse at the University Vienna and the VASP Software GmbH.



#### **OpenACC Annual Meeting**

### VASP: Computational Characteristics

#### VASP does:

- Lots of "smallish" FFTs: (e.g. 100×100×100)
- Matrix-Matrix multiplication (DGEMM and ZGEMM)
- Matrix diagonalization:  $\mathcal{O}(N^3)$ ( $N \approx$ #-of-electrons)
- All-2-all communication

#### Using (on CPU):

- fftw3d (or fftw-wrappers to mkl-ffts)
- LAPACK BLAS3 (mkl, OpenBLAS)
- scaLAPACK (or ELPA)
- MPI (OpenMPI, impi, ...) [+ OpenMP]

VASP is pretty well characterized by the SPECfp2006 benchmark

#### VASP on GPU

- VASP has organically grown over more than 25 years (450k+ lines of Fortran 77/90/2003/2008/... code)
- Previous VASP5.4.4 release: some features were ported with CUDA C (DFT and hybrid functionals)
- Current VASP6.1.X releases: re-ported to GPU using OpenACC
- The OpenACC port is more complete already than the CUDA port (Gamma-only version, support for reciprocal space projectors, ... )

## Porting VASP to GPU using OpenACC

- Compiler-directive based: single source, readability, maintainability, ...
- cuFFT, cuBLAS, cuSOLVER, CUDA aware MPI and NCCL
- Some dedicated kernel versions: e.g. batching FFTs, loop re-ordering
- "Manual" deep copies of derived types (nested and/or with pointer members)
- Multiple MPI ranks sharing a GPU (using MPS)
- Use the OpenACC asynchronous execution infrastructure

#### VASP: The main task

 Solve N eigenvalue equations (Kohn-Sham, Roothaan, Quasiparticle, ...)

$$\left[-\frac{1}{2}\Delta + V(\mathbf{r})\right]\psi_i(\mathbf{r}) = \epsilon_i\psi_i(\mathbf{r}), \quad i = 1, .., N$$

for the "one-electron orbitals"  $\psi_i(\mathbf{r})$ , and "one-electron energies"  $\epsilon_i$ .

- Orbitals are expanded in a plane wave basis set (*i.e.*, store the Fourier coefficients,  $\psi_i(\mathbf{G})$ )
- Eigenvalue equation is solved by repeated application of the Hamiltonian to the orbitals (Krylov methods)

 (Default) distribution of work and data: over "orbitals"



#### 2 MPI-ranks

### Many small kernels ...



• Some work is "batched" (often to maximize the performance of BLAS2/3 calls inside)

```
do i = 1, n
   call work2( psi(i), .. )
   call work3( psi(i), .. )
enddo
```

call work\_batch( psi(1:n), .. )

```
    Steps inside loop intend to respect cache

   coherency on "Xeon-like" hardware
```

. . .

### Many small kernels ...



• A lot of relatively small kernels

```
call work_batch_acc( psi(1:n), .. )
```

```
• In case of the "batched" work it often pays off to write a
   specific OpenACC version of the original routine
```

```
do i = 1, n
   call work2( psi(i), .. )
   call work3( psi(i), .. )
```

```
enddo
```

```
. . .
```

```
    Steps inside loop intend to respect cache

   coherency on "Xeon-like" hardware
```

### Launch latency

```
!$acc parallel loop async(queue)
do i = 1, n
                                          do j = 1, m
   queue = i
                                              c(j) = a(j) + b(j)
   call work1( psi(i), .. )
                                              . . .
enddo
                                           enddo
!$acc wait
                                                     Try to hide launch latency by submitting independent
call work_batch_acc( psi(1:n), .. )
                                                     kernels into subsequent asynchronous execution
                                                     queues.
do i = 1, n
                                                     Since the CPU is not blocked by a running GPU kernel
   queue = i
                                                     it can proceed to enqueue the next:
   call work2( psi(i), .. )
   call work3( psi(i), .. )
                                                        Avoids unnecessary costly synchronizations
enddo
                                                        Hides CPU launch latency behind kernel execution
                                                        ... or vice versa (when kernel runtime is small)
```

•••				NVIDIA Nsight Systems 2020.2.1						
fock_dbl.qdrep × Irf_hamil_streams_part_rpr_tmp.qdrep × Irf_hamil_streams_full_rpr.qdrep ×										
Timeline View	17.5 mg	1540 ma 1540 ma 1540 ma		. EEA Euro	550mm		Ema LEE0ma		2 errors, 8 warnings, 18 messages	
	)s+7.500s	+540.005 +540.005 +549.005 +349.005 +349.005	ns	+550,500x +55100x +551,500x +		+552		+004008 +004008	+004.000S	
OS runtime libraries		"FFIS": $\psi_i(\mathbf{G}) \rightarrow \psi_i(\mathbf{r})$								
	_		_							
		Irf_hamil [836.213 ms]								
	i2 [9	p newband [1.530 ms]		hamiltmu_lrf [3.932	2 ms]			i2 [942	.425 μs]	
NVTX		f f f f f f			M	ra	c         f			
					U					
CUDA API	b. Ba		add	والمراجع والمتحاد المتحد المتحد المتحد المتحد المتحد المتحد والمتحد					land and a the little is still a	
Profiler overhead										
3 threads hidden										
						ANIAN				
✓ CUDA (Quadro GP100, 0000:0				a Tariha Kariha Kusaka Kusaka Kusaha Kusaka Kus				en and an	ILE ILE LEE LEE I	
[All Streams]					_					
▶ 15.4% Stream 18		I		FFTs of 8 orbitals put into				, <b>1</b> , 1		
▶ 14.9% Stream 25	4			subsequent streams	di,		1			
11.6% Stream 20						_				
▶ 11.6% Stream 19	l l	and the second se		Kernel exec. hidden				اليفية		
11.6% Stream 21			11	bobind launch latonov				الم ا		
				Definitu launch latericy						
▶ 11.6% Stream 24	u silat	- ···		("small" workload 😕)	ч. С		1	( <b>6</b> .)	40	
▶ 11.6% Stream 22								<b>.</b>	40	
				14 141 141		1				
<ul> <li>11.6% Stream 23</li> </ul>										
	4		_						,	
			_						B	

11













### Launch latency



#### OpenACC + OpenMP

• Another idea: hide the launch latency by means of OpenMP ("concurrent" kernel launches)



Unfortunately this does not work (yet): the current CUDA drivers serialize the kernel launches inside the OpenMP parallelized loop ...

### Hiding collective communication using NCCL



## Hiding collective communication using NCCL

Straightforward: NCCL calls pretty much "drop-in" for non-blocking MPI calls!





### VASP on GPU benchmarks

"Si256\_VJT\_HSE06"

- Vacancy in Si ( $\Omega \cong 5200 \text{ Å}^3$ )
- 255 Si atoms (1020 e-)
- DFT/HF-hybrid functional
- Conjugate gradient
- Batched FFTs
- Explicit overlay of computation and communication using non-blocking collectives (NCCL)



■ CPU ■ 1 V100 ■ 2 V100 ■ 4 V100 ■ 8 V100

CPU: 2× E5-2698 v4 @ 2.20 GHz: 40 physical cores

### VASP on GPU: multi-node behaviour

"Si256\_VJT\_HSE06"

- Vacancy in Si ( $\Omega \cong 5200 \text{ Å}^3$ )
- 255 Si atoms (1020 e-)
- DFT/HF-hybrid functional
- Conjugate gradient
- Batched FFTs
- Explicit overlay of computation and communication using non-blocking collectives (NCCL)



- Node: DGX1 feat. 8× NVIDIA V100-SXM2-16GB
- Interconnect: Mellanox ConnectX-6 Infiniband with HDR200 cards

#### Conclusions

#### "Many small kernels"

- Submit (identical) independent kernels in subsequent async. exec. queues:
  - + Hide CPU-sided launch effort behind kernel execution
  - ... or vice versa (small workloads)
  - ? OpenMP + OpenACC ...
- Batching small kernels in specific "OpenACC" routines would be better performance-wise, but more invasive

#### "Hiding collective communication"

- Use NCCL as a "drop-in" for non-blocking MPI collectives (bcast, reduce, ...) and overlay comm. and comp. by putting them in their own async. exec. queues:
  - + Works really well (on- and across-node)
  - Additional library dependency
  - Ranks that communicate through NCCL may not share a GPU ... (issue for small workloads)
  - ? NVIDIA hardware is covered, what about other GPUs ...

#### THE END

- Special thanks to Stefan Maintz, Alexey Romanenko, Andreas Hehn, and Markus Wetzstein from NVIDIA and PGI!
- And to Ani Anciaux-Sedrakian and Thomas Guignon at IFPEN!

And to you for listening!